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A deep level transient spectroscopy ~DLTS! study has been performed on a GaN n1-p junction
fabricated by implanting Si into a Mg-doped p-type GaN epilayer. A high concentration of a deep
level defect has been revealed within the interfacial region of the junctions by the unusual
appearance of a minority peak in the majority carrier DLTS spectra. The deep level defect appears
to be an electron trap at EC-0.59 eV in the p-side region of the junction and has tentatively been
attributed to the VN–Mg complex. The high concentration of this electrically active deep level
defect in the depletion layer of the Si-implanted GaN n1-p junction diodes suggests the need for
further investigations. © 2003 American Institute of Physics. @DOI: 10.1063/1.1578167#Gallium nitride ~GaN!-based devices are of importance
for both optoelectronic and electronic applications.1 Re-
cently, an n1-p junction was fabricated by implanting Si
into Mg-doped p-type GaN followed by 1000 °C annealing
in an N2 ambient.2 The ion-implantation produced
GaN n1-p junction is particularly useful in lateral GaN-
based electronic device fabrication. It is well known, how-
ever, that the ion-implantation process introduces deep level
defects in GaN, which act as carrier traps and/or
recombination–generation centers and which thereby signifi-
cantly influence device properties.3,4 Deep level transient
spectroscopy ~DLTS! has previously been employed to study
as-grown GaN films,5–7 ion-implanted, and electron-
irradiated n-type GaN films.3,8 GaN p-n junctions prepared
by epitaxial growth have also been studied using the
technique.9 Electron traps with energy levels at around 0.49
eV, 0.58 eV, and 0.62 eV below the conduction band have
been reported on n-type GaN films.5–7 Hole traps with en-
ergy levels at 0.41, 0.49, and 0.59 eV above the valence band
have been reported on p-type GaN films.10,11 In addition, an
energy level at ;EC-0.6 eV has been reported for ion-
implanted n-type GaN.3 In this article, we present a DLTS
study on GaN n1-p junctions fabricated by Si implantation.
The starting material used for the present experiment
was Mg-doped GaN metalorganic vapor phase epitaxy
grown on a c-face sapphire substrate. The hole concentration
and mobility of the GaN film were measured to be 3
31017 cm23 and 12 cm2 V21 s21, respectively. 28Si1 im-
plantation was carried out with implantation conditions of
3.831014 cm22/40 keV, 6.831014 cm22/100 keV, and 1.5
31015 cm22/150 keV, to ensure an uniform Si-implanted
a!Electronic mail: chenxa@hkusua.hku.hk3670003-6951/2003/82(21)/3671/3/$20.00
Downloaded 07 Nov 2006 to 147.8.21.97. Redistribution subject to layer. After implantation, the samples were capped with an-
other GaN wafer and treated by rapid thermal annealing
~RTA! in an N2 ambient at 1150 °C for 60 s. Hall measure-
ment showed that after the annealing, the implanted film be-
came n type with an electron concentration of 1
31019 cm23, indicating that an n1-p junction had been
formed. The planar GaN n1-p junction was fabricated by
using a lift-off process to define the electrode area. Ti/Al/
Ti/Au ~30/100/50/100 nm! dots were evaporated onto the
Si-implanted area ~i.e., the n1-type region! and Ni/Au rings
were evaporated onto the unimplanted p-type region. A RTA
in an N2 ambient with temperature 650 °C was performed to
form the electrodes. The planar structures for the Si-
implanted GaN n1-p diodes are illustrated in Fig. 1~a!, and
the cross section structure of one junction is shown schemati-
cally in Fig. 1~b!.
FIG. 1. Schematic diagram of the planar GaN n1-p diodes fabricated from
Si-implantation into p-type Mg-doped GaN epilayer. ~a! The multidiode
structure on a single wafer. ~b! The schematic cross section structure of the
Si-implanted GaN n1-p junction.1 © 2003 American Institute of Physics
AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp
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range 100–450 K. It should be noted that for the present
DLTS system, the DLTS signal (Sp) was defined as Sp
5C(t2)2C(t1), so that majority give rise to positive-going
peaks.12 Typical DLTS spectra for the GaN n1-p junction at
a constant reverse bias (Vr526 V! and different forward
filling pulse amplitude (Vp51, 0, and 24 V, respectively! are
shown in Fig. 2. Interestingly, a strong negative-going peak
at around 360 K is observed with Vp51 V. Furthermore, the
negative peak can clearly be seen at Vp50 and becomes
smaller but still visible at Vp524 V. Such a peak is unex-
pected since the Si-implanted layer has been shown to form
an n1 layer. With the diode under reverse bias, the depletion
region is mainly in the side of the p-type layer and hole
~majority carrier! traps in this layer are expected to give
positive-going DLTS peaks. The intensity of the negative
peak was found to be similar in all the diodes @as shown in
Fig. 1~a!# indicating that the observed deep level defect is a
common feature of the Si-implanted GaN n1-p junctions.
In considering the origin of the negative-going peak in
Fig. 2, it should also be noted that surface states could mimic
minority ~holelike trap! DLTS peaks. Such an effect has been
reported for surface state electron traps between gate and
source/drain electrodes in n-type GaAs metal semiconductor
field-effect transistors.13–15 Since the switch-on voltage and
series resistance of the present Si-implanted n1-p junction
were found to be far larger than those of epitaxially grown
n1-p junctions, it is quite likely that some surface dissocia-
tion occurred during high-temperature annealing.2 Contribu-
tions from surface state traps as an explanation for the
negative-going peaks should thus be considered. Modeling
the effects of such surface states, however, Zhao14 has shown
that the resulting minority peak will decrease rapidly with
the initial delay t1 thus providing an effective way to distin-
guish surface state related peaks from those arising from real
bulk minority carrier traps. Figure 3 shows the DLTS spectra
of the GaN n1-p junction as a function of rate window con-
stant, the initial delays t1 being 3, 12, 24, and 60 ms with
t2 /t1 set as 4.33 ~corresponding rate window constants 6.82,
27.3, 54.6, and 136.4 ms respectively!. The intensity of the
FIG. 2. DLTS spectra for the GaN n1-p junction taken at a constant reverse
bias Vr526 V and different amplitude of forward filling pulse Vp51, 0,
and 24 V, respectively. The inset shows the Vp variation of the normalized
intensity of the negative-going DLTS peak where the line gives the minority
bulk trap model fit.Downloaded 07 Nov 2006 to 147.8.21.97. Redistribution subject to observed negative-going peak is seen to be essentially inde-
pendent on the initial delay time t1 as well as the rate win-
dow constants used suggesting that the observed negative-
going peak is not surface state related. Additional support for
this conclusion comes from DLTS measurements made as a
function of the filling pulse width tp where we found the
same DLTS peak height for filling pulses of tp5100 ms and
1 ms ~not shown!. The observation thus contradicts the sur-
face state model, in which a peak height depending on the
filling pulse width is expected.
The most likely explanation of the negative-going DLTS
peak is emission from a bulk minority ~i.e., electron! carrier
trap within the majority carrier side ~i.e., the p side for the
present case! close to the interface and that traps in this re-
gion are being populated by the extended minority carrier
trap tail.12,16 To understand this effect, the band diagram is
shown in Fig. 4. As shown the electron Fermi energy E f n
intersects the electron trap energy at positions of m(Vr) and
m(Vp) as the diode is, respectively, in reverse and filling
pulse bias. During filling pulse, the electron traps in the re-
gion between m(Vr) and m(Vp) are occupied. Switching the
diode into reverse bias causes electron emission from the
traps within this region, thus producing a decrease in the
negative net space charge and giving rise to a negative-
FIG. 3. DLTS spectra for the GaN n1-p junction created by Si implantation
into Mg-doped GaN as a function of rate window constants. The inset shows
the Arrhenius plot for the observed deep level defect.
FIG. 4. Band diagram showing electron emission and capture in the inter-
facial region m(Vr)—m(Vp) of the Si-implanted GaN n1-p junction under
~a! filling pulse and ~b! reverse bias conditions.AIP license or copyright, see http://apl.aip.org/apl/copyright.jsp
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pulse period, electron capture occurs back onto the traps
from the electron tail extending from the n1 side of the
junction. Assuming a temperature independent capture cross
section of the electron trap, the energy level of the trap ET
can be deduced from the Arrhenius plot, ~inset of Fig. 3! to
be at EC-0.59 eV.
The above minority trap model can be further tested by
considering the Vp dependence of the DLTS signal shown in
the inset of Fig. 2. The amplitude of the negative-going
DLTS peak based on this model has been obtained
theoretically16 and when written as a normalized DLTS sig-
nal (DC/C0), takes the form:
DC
C0
5
NT
2N
@m~Vp!22m~Vr!2#
W~Vr!2
, ~1!
where C0 is the reverse bias junction capacitance, NT is the
deep level concentration, N is the net p-side region hole
concentration, and W(Vr) is the width of the depletion re-
gion under reverse bias Vr . Moreover, the standard abrupt
junction depletion theory gives the width of the free carrier
tail region at reverse bias V as
m~V !5W~Vr!F ~Vbi2V !1/22~Vbi2ET2V !1/2
~Vbi2Vr!1/2
G , ~2!
where Vbi is the built-in potential. The model fit using Eqs.
~1! and ~2! is shown in the inset of Fig. 2 and is seen to
describe the data well. In this fit, N was estimated to be
;531016 cm23 from capacitance–voltage measurements
on the same junction as used for the DLTS study. Taking Vbi
as 3.2 eV and C0 as the measured value of 18 pF, a value of
NT51016 cm23 is found. The good agreement of the Vp
data with theory is strongly supportive of the minority trap
model. Moreover if the negative-going DLTS signal were
surface state related, it would have a Vp independent value as
seen in Ref. 15, since in this case the capacitance transient
only depends on the surface current flow which is deter-
mined from Vr .
Recent research has shown that a deep level electron trap
at EC-0.62 eV is formed on lightly Mg-doped n-GaN
samples, its concentration depending on the bis-
cyclopentadienyl magnesium flow rate during growth of the
n-GaN layer, being increased under higher flow conditions.7
Hierro et al.9 using DLTS reported an electron trap at
EC-0.58 eV on the n-side region close to the epitaxially
grown p1-n junction. Moreover, secondary ion mass spec-
trometry data clearly indicated that this level was accompa-
nied by a higher concentration of Mg dopant in the n-type
region close to the Mg-doped p1 layer.9 Furthermore, a
study on a Schottky contacted n-type GaN epilayer revealed
a 0.62 eV electron trap whose concentration increased with
the residual Mg concentration. These authors suggested that
this Mg related defect was the complex VN–Mg.17
With the starting material used in the present experiment
being Mg-doped p-type GaN, it is not surprising that we also
observe a similar deep level electron trap (EC-0.59 eV! that
closely matches the aforementioned Mg related level seen by
others.7,9,17 This assignment would certainly explain the ori-
gin of our observed DLTS signal since VN would be ex-Downloaded 07 Nov 2006 to 147.8.21.97. Redistribution subject to pected to form through implantation damage. On the other
hand, x-ray diffraction spectra have shown that a significant
concentration of defects were induced by Si implantation in
the n1 layer of the Si-implanted GaN n1-p junction.2 This
result is consistent with recent studies on Si- and Ge-
implanted GaN which have shown the presence of ion-
implantation induced vacancy defects in the implantation re-
gion and some of the implantation induced defects appears
far behind the implanted layer.18 The implantation induced
defects may act as compensation centers which possibly de-
crease the net hole concentration to be around the observed
value of ;531016 cm23 in the depleted p-type region near
the interface of the Si-implanted GaN n1-p junction. This
may be one reason why the series resistance of the presently
used Si-implanted n1-p junctions is larger than those of epi-
taxially grown n1-p junctions.2
In summary, our experiment demonstrates that there ex-
ists a dominant deep level defect at EC-0.59 eV in the vicin-
ity of the Si-implanted GaN n1-p junction. This deep level
has been attributed to an implantation induced defect or com-
plex within the Mg-doped p-type layer which acts as an elec-
tron trap in the interfacial region of the Si-implanted
GaN n1-p junction.
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